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A possible design of the compact sinusoidal quadrature oscillator using single voltage differencing transconductance 
amplifier (VDTA) and only two grounded capacitors has been presented. The presented quadrature oscillator provides the 
following attractive properties: (i) canonic form and resistor less structure; (ii) availability of the explicit quadrature voltage 
outputs and current outputs; (iii) electronic controllability of the oscillation frequency (ω0); and (iv) low active and passive 
sensitivities. To support the validity of the oscillator, PSPICE simulation results have also been provided.  
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1 Introduction  
The voltage differencing transconductance amplifier 
(VDTA) is the recently defined controllable active 
building block, and increasingly being used in numerous 
applications. In the more recent works, its applications 
and advantages especially in the synthesis of active 
filters1-6 and sinusoidal oscillators7-9 have increased 
considerably as they have been found to be able to 
provide the electronic tuning through the 
transconductance gain gm of the VDTA, and reduce the 
number of the passive components used for their circuit 
realizations10.  
Sinusoidal quadrature oscillators, i.e., generators 
producing two identical sinusoidal output signals equally 
in amplitude and frequency but having 90° phase 
shifted, are very frequently used in wide scope of 
electronic engineering applications. For this reason, a 
number of voltage and current-mode sinusoidal 
quadrature oscillators have been already realized by 
utilizing the advantages of different types of versatile 
active building blocks9,11-27. However, the previously 
quadrature oscillators suffer from one or more of the 
following disadvantageous features:  
(i) They employ more than one active circuit building 
block9,11-21,25-26.  
(ii) They use any external passive resistors, which is 
not canonic and resistorless structure11-20,22-27.  
(iii) They do not provide electronic controllability to 
their circuit parameters11-15,18,24-25  
(iv) The passive components used in their realization 
are floating, which is not convenient for integrated 
circuit implementation12-15,19-20,22-23,25. 
(v) They cannot generate voltage-mode and current-
mode quadrature signals simultaneously9,11-23.  
In this paper, a simple scheme for the realization of the 
sinusoidal quadrature oscillator with voltage and current 
outputs has been considered. To perform a compact and 
resistorless quadrature oscillator, the circuit is based on 
the use of a single VDTA and only two grounded 
capacitors. When compared to the already reported 
works9,11-27, the proposed dual-mode quadrature oscillator 
exhibits the following salient characteristics: uses only 
one active element and two grounded capacitors, a 
resistorless design, dual-mode operation, i.e., voltage and 
current quadrature outputs, high-impedance current 
outputs, electronic adjustment of the frequency of 
oscillation, and low sensitivity performance. The 
characteristics of the circuit are studied in detail and 
demonstrated through the PSPICE simulation with 
acceptable results.  
 
2 Circuit Descriptions  
The electrical symbol of the VDTA is shown in 
Fig. 1. Its ideal characteristic can be described by the 
following matrix:  
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where gmF and gmS are the first and second 
transconductance gains of the VDTA, respectively. In 
general, both transconductance gains are controllable 
electronically by the external DC bias currents. 
According to above describing-relations, the 
differential input voltage (vp-vn) is converted to 
currents at the terminals z (iz) and zc (izc), 
respectively, by the transconductance gmF, and the 
corresponding voltage drop at the terminal z is 
conveyed to currents at the terminals x (ix) by the 
transconductance gmS.  
 
The possible CMOS realization of the VDTA is 
shown in Fig. 2, which actually consists of two 
interconnected Arbel-Goldminz transconductances28. 
Each of them realizes two independent electronically 
tunable transconductance gains gmF and gmS. Their 
values can be approximated as, respectively:  
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where ii Bi ox
i
W
g I C
L
µ= is the transconductance value 
of the i-th MOS transistor (i = 1, 2, …, 8), IBi is the 
bias current of the MOS Mi, µ is the free carrier 
mobility in the channel, Cox is the gate-oxide 
capacitance per unit area, and Wi and Li are the 
channel width and length of the transistor Mi, 
respectively.  
 
A realization scheme for a compact sinusoidal 
quadrature oscillator with explicit voltage and current 
outputs is shown in Fig. 3. The configuration is 
canonic in component count, since it consists of 
merely one VDTA and two grounded capacitors. It 
should be noted that the two quadrature current 
outputs io1 and io2 exhibit high-input impedances that 
permit the ease of cascading, and both capacitors C1 
and C2 are grounded that is particularly beneficial 
from the viewpoint of ease of monolithic integration. 
A routine circuit analysis of Fig. 3 yields the 
following results. The voltage transfer function of the 
first transconductance stage of the VDTA is given by:  
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and that of the second transconductance stage is:  
1
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Hence, the loop gain of Fig. 3 can be expressed as:  
 
 
Fig. 1 — Circuit representation of the VDTA 
 
 
Fig. 2 — CMOS implementation of the VDTA 
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For sinusoidal oscillations, the loop gain is set to 
unity at s = jω. This, along with Eq. (6), gives the 
following characteristic equation for Fig. 3:  
 
2
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From Eq. (7), the oscillation frequency can also be 
obtained as:  
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For simplicity, if gm = gmF = gmS and C, = C1 = C2, 
then the parameter ωo in Eq. (8) turns to:  
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This means that the frequency of oscillation fo can be 
tuned electronically by means of gm through adjusting 
the external bias currents IB = IBF = IBS.  
Also from Fig. 3, the two marked quadrature 
voltages (vo1 and vo2) and currents (io1 and io2) are 
related as, respectively:  
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which are ensured that the output voltages and the 
output currents are in quadrature signals.  
3 Tracking Error Analyses and Sensitivity Study  
The practical characteristics of the VDTA taking 
into account the tracking errors of the device can be 
expressed as:  
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where βF and βS are respectively the non-ideal 
transconductance gains of the VDTA, which deviate 
from their ideal values by tracking errors εF and εS, 
where |εF |, |εS | << 1. Therefore, considering the 
effects of the VDTA non-idealities defined in Eq. 
(12), the modified ωo of the proposed quadrature 
oscillator in Fig. 3 can be written as: 
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It is clearly seen from Eq. (13) that the ωo–value is 
slightly affected by the transconductance tracking 
errors of the VDTA. However, these deviations can 
be compensated by pre-distortion of the 
transconductance gains (gmF and/or gmS) of the VDTA. 
 
The sensitivity of the ωo for the oscillator in Fig. 3 
with respect to its active and passive components can 
be derived as :  
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From Eqs (14) and (15), all the active and passive 
sensitivities are within 0.5 in absolute value, which is 
an advantageous feature of the proposed canonical 
oscillator.  
 
4 Effects of Parasitic Impedances  
In order to complete non-ideal analysis, it is useful 
to consider the parasitic elements of the VDTA device 
used in the quadrature oscillator of Fig. 3. Including 
the corresponding terminal parasitic elements, the 
practical model of the VDTA can be shown5 in Fig. 4. 
It is seen that there are the parasitic resistances and 
capacitances (Rp//Cp), (Rn//Cn), (Rz//Cz), (Rx//Cx) 
 
 
Fig. 3 — Proposed dual-mode quadrature oscillator 
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appearing in parallel connection at the corresponding 
terminals of the VDTA. Typically, these parasitic 
resistances and capacitances are in the order of 
several MΩ and pF, respectively. Considering these 
parasitic, the oscillator given in Fig. 3 is then 
modified to Fig. 5, where R′1 = (Rp //Rx), C ′1 = 
(C1//Cp//Cx) and C ′2 = (C2//Cz). However, in practice, 
the values of the external capacitors C1 and C2 can be 
considered to be sufficiently larger than the parasitic 
capacitance values, i.e., C1 >> (Cp//Cx) and C2 >> Cz. 
As a result, it becomes obvious that C ′1 ≅ C1 and C ′2 ≅ 
C2. Therefore, the total impedance at the terminal p 
(Z1) is approximated to:  
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′
≅
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The action of Z1 at the terminal p of the actual VDTA 
limits the performance of the oscillator at the low-
frequency range. According to Eq. (16), the operating 
frequency range can be easily defined as:  
1
1
2 ( / / )p x
f
R R Cpi
>>  … (17) 
In a similar analysis, the frequency restriction 
stemmed from the z-terminal parasitic impedance (Z2) 
can also be defined as:  
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5 Simulation Results and Discussion 
The proposed quadrature oscillator with voltage and 
current outputs in Fig. 3 was simulated using PSPICE 
program. In simulations, the CMOS-based VDTA 
circuit given in Fig. 2 was used with the TSMC 0.25 µm 
CMOS process technology, and ±1.5 V voltage supply. 
The aspect ratios of the MOS transistors are indicated in 
Table 1.  
As an example, the proposed quadrature oscillator in 
Fig. 3 was designed to obtain the oscillation frequency 
fo = 95 kHz. By using Eq. (9), the designed component 
values were calculated as: gm = gmF = gmS = 0.6 mA/V 
(IB = IBF = IBS = 100 µA) and C = C1 = C2 = 1 nF. 
Figure 6 shows the simulated steady-state waveforms 
of quadrature outputs (vo1, vo2) and (io1, io2). The 
simulated fo was measured as approximately 97 kHz, 
where the quadrature outputs different in phase by 86°. 
Figure 7 shows the simulated frequency spectrums of 
the quadrature output waveforms, where the values of 
the corresponding total harmonic distortion (THD) at 
all the outputs were around 2.46 %. Also from the 
simulation results, the total power consumption was 
found to be 2.09 mW. For the above designed values, 
the electronic control property of fo with a variable IB is 
displayed in Fig. 8. Obviously, the fo is varied from 
approximately 30 kHz to 166 kHz for IB, variation from 
10 µA to 300  µA,  respectively.  A comparison  results 
 
 
Fig. 4 — Practical model of the VDTA including its terminal 
parasitic impedances 
 
 
 
 
Fig. 5 — Proposed quadrature oscillator of Fig. 3 considering the 
terminal parasitic impedances of the VDTA 
Table 1 — Transistor aspect ratios used in the CMOS VDTA 
circuit of Fig. 2 
Transistors W/L (µm/µm) 
M1 - M2 15.75/0.25 
M3 - M4, M9 – M10 20.3/0.25 
M5 – M6 14.55/0.25 
M7 – M8 23.3/0.25 
M11 - M12 5.2/0.25 
M13 14.5/0.25 
M14 15.5/0.25 
M15 18/0.25 
M16 3.2/0.25 
M17 - M18 2.8/0.25 
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Fig. 6 — Simulated steady-state waveforms of quadrature outputs (a) output voltages vo1 and vo2 and (b) output currents io1 and io2 
 
 
 
Fig. 7 — Simulated frequency spectrums of quadrature outputs (a) output voltages vo1 and vo2 and (b) output currents io1 and io2  
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for the proposed compact quadrature oscillator 
designed in this work and the previously reported 
ones9,11-27 is summarized in Table 2.  
 
6 Conclusions  
This paper proposes a circuit design for a compact 
resistorless sinusoidal quadrature oscillator. The 
proposed dual-mode quadrature oscillator features the 
following salient benefits simultaneously : (i) uses 
only one VDTA and two grounded capacitors, which 
is a canonical and resistorless configuration; (ii) 
produces voltage-mode as well as current-mode 
quadrature outputs explicitly; (iii) provides high-
output impedance quadrature currents, thus permit the 
feature of cascadability; (iv) offers an electronic 
tuning of the oscillation frequency; and (v) has low 
active/passive sensitivity performance. It has been 
shown by PSPICE program that the simulation results 
agree well with the theoretical conclusions.  
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